The page offset portion of the virtual address is always copied to the physical address regardless of where a leaf is encountered during translation.
true
If a level 0 page table starts at memory address 0x123456000
, what memory address is the page table entry located given the virtual memory address 0xdeadbeef?
Give your answer in hex:
0x1234566D8
The bit identified with the letter D in a page table entry is set by the CPU whenever the memory referred to by this page is written to.
For an address that has a leaf at level 1, which of the following fields will make up the physical address? (select all that apply)
VPN[0], PPN[2], PPN[1], Page Offset
The page table entry bits on a leaf at page level 0 will control how many bytes of memory?
4096
The TLB stores recently translated entries to avoid the slow procedure of walking the page tables.
A page table entry whose RWX bits are not all zero means that this page is a/an
leaf
The ASID portion of the SATP register is a tag that identifies it in the TLB.
The MMU will signal a page fault to the CPU when the MMU encounters a page table entry whose V bit is set to 0.
A page table entry whose RWX bits are all zero means that this page is a/an
branch
If a level 2 page table starts at memory address 0x123456000
, what memory address is the page table entry located given the virtual memory address 0xdeadbeef?
Give your answer in hex:
0x123456018
For an address that has a leaf at level 0, which of the following fields will make up the physical address? (select all that apply)
PPN[2], PPN[1], PPN[0], Page Offset
For an address that has a leaf at level 2, which of the following fields will make up the physical address? (select all that apply)
VPN[1], VPN[0], PPN[2], Page Offset
The MMU first looks at the satp to determine if the MMU is turned on and where to find the level 2 page table.
Given an SATP register of 0x8000_0000_0123_456
, what memory address is the level 2 page table located (in hex)?
0x00000123456000